

## Patent Claims

1. A method for generating multiplier coefficients for a (1:m) mixer, comprising the following steps:

5

(a) recursive calculating of a multiplier set (MS);

(b) selecting a multiplier group (MG), consisting of a number of multipliers, from the calculated multiplier set (MS) in dependence on a predetermined signal/noise ratio ( $\text{SNR}_{\text{NOM}}$ ) of the mixer

(c) writing multiplier coefficients (MC) into a memory of the mixer in accordance with the selected multiplier group (MG).

2. The method as claimed in claim 1, wherein the mixer is a 1:10 mixer, in which, during the recursive calculation, after initialization of a first multiplier  $V_0$  of the multiplier set (MS) to zero ( $V_0 = 0$ ) and of a second multiplier  $V_1$  of the multiplier set (MS) to one ( $V_1 = 1$ ), the further multipliers of the multiplier set (MS) are calculated in accordance with the following recursion rule:

$V_{i+2} = V_i + V_{i+1}$  for all  $i = 0, 1, 2 \dots i_{\text{max}}$

3. The method as claimed in claim 2, wherein a multiplier group (MG) consisting of two multipliers ( $V_i, V_{i+1}$ ) is selected from the multiplier set (MS), the run index  $i$  of which produces a signal/noise ratio

$$(\text{SNR}) = 20 \log \left[ \frac{1 + \sqrt{5}}{2} \right]^2 \cdot \left( i + \frac{1}{2} \right)$$

which is higher than the predetermined signal/noise ratio ( $SNR_{NOM}$ ) of the mixer.

4. The method as claimed in claim 3,  
5 wherein  
the following multiplier coefficients (MC) are written  
into the memory:

10  $MC = (0, V_i, V_{i+1}, V_{i+1}, V_i, 0, -V_i, -V_{i+1}, -V_{i+1} - V_i).$

5. The method as claimed in claim 2,  
wherein  
a multiplier group (MG) consisting of three multipliers  
( $V_i, V_{i+1}, V_{i+2}$ ) is selected from the multiplier set  
15 (MS), the run index  $i$  of which produces a signal/noise  
ratio

$$(SNR) = 20 \log \left[ \frac{1 + \sqrt{5}}{2} \right]^2 \cdot (i + 1)$$

- which is higher than the predetermined signal/noise  
ratio ( $SNR_{NOM}$ ) of the mixer.  
20

6. The method as claimed in claim 5,  
wherein  
the following multiplier coefficients (MC) are written  
into the memory of the mixer:

25  $MC = (V_i, V_{i+2}, 2 \cdot V_{i+2}, V_{i+2}, V_i, -V_i, -V_{i+2}, -2 \cdot V_{i+2},$   
 $-V_{i+2} - V_i)$

7. The method as claimed in claim 1,  
30 wherein  
the mixer is a 1:8 mixer,  
in which, during the recursive calculation, after  
initialization of a first multiplier  $V_0$  of the  
multiplier set to zero ( $V_0 = 0$ ) and of a second  
35 multiplier  $V_1$  of the multiplier set (MS) to one  
( $V_1 = 1$ ), the further multipliers of the multiplier set

(MS) are calculated in accordance with the following recursion rule:

$$V_{i+2} = V_i + V_{i+1}$$

5  $V_{i+3} = V_i + V_{i+2}$

for all even-numbered  $i = 0, 2, 4 \dots i_{\max}$

8. The method as claimed in claim 7,  
in which

10 a multiplier group (MG) consisting of two multipliers  
( $V_i, V_{i+1}$ ) is selected from the multiplier set (MS),  
the run index  $i$  of which produces a signal/noise ratio  
 $\text{SNR} = 20 \log (1 + \sqrt{2}) * i$  which is higher than the  
predetermined signal/noise ratio ( $\text{SNR}_{\text{NOM}}$ ) of the mixer.

15

9. The method as claimed in claim 1,  
wherein  
the following multiplier coefficients (MC) are written  
into the memory of the mixer:

20

$$\text{MC} = (0, V_i, V_{i+1}, V_i, 0, -V_i, -V_{i+1}, -V_i)$$

10. The method as claimed in claim 7,  
in which

25 a multiplier group (MG) consisting of two multipliers  
( $V_i, V_{i+1}$ ) is selected from the multiplier set (MS),  
the run index  $i$  of which produces a signal/noise ratio  
 $\text{SNR} = 20 \log [1 + \sqrt{2}] (i+1)$  which is higher than the  
predetermined signal/noise ratio ( $\text{SNR}_{\text{NOM}}$ ) of the mixer.

30

11. The method as claimed in claim 10,  
in which  
the following multiplier coefficients (MC) are written  
into the memory of the mixer:

35

$$\text{MC} = (V_i, V_{i+2}, V_{i+2}, V_i, -V_i, -V_{i+2}, -V_i)$$

12. The method as claimed in claim 1,

wherein

the mixer is a 1:12 mixer,

in which, during the recursive calculation, after initialization of a first multiplier  $V_0$  of the

5 multiplier set (MS) to one ( $V_0 = 1$ ) and

of a second multiplier  $V_1$  of the multiplier set (MS) to one ( $V_1 = 1$ ), the further multipliers of the multiplier set (MS) are calculated in accordance with the following recursion rule:

10

$$V_{i+2} = V_i + 2 \cdot V_{i+1}$$

$$V_{i+3} = V_i + V_{i+1}$$

$$V_{i+4} = V_i + 2 \cdot V_{i+2}$$

$$V_{i+5} = V_i + 3 \cdot V_{i+1}$$

15

for all  $i = 0, 4, 8 \dots i_{\max}$

13. The method as claimed in claim 12,

in which

20

a multiplier group (MG) consisting of two multipliers ( $V_i, V_{i+2}$ ) is selected from the multiplier set (MS), the run index  $i$  of which produces a signal/noise ratio  $SNR = 20 \log \left[ \sqrt{2 + \sqrt{3}} \right] \cdot (i+2)$  which is higher than the predetermined signal/noise ratio ( $SNR_{\text{NOM}}$ ) of the mixer.

25

14. The method as claimed in claim 13,

in which

the following multiplier coefficients (MC) are written into the memory of the mixer:

30

$$MC = (0, V_i, V_{i+2}, 2 \cdot V_i, V_{i+2}, V_i, 0, -V_i, -V_{i+2}, -2 \cdot V_i, -2 \cdot V_{i+2}, -V_i).$$

15. The method as claimed in claim 12,

35

in which

a multiplier group consisting of two multipliers ( $V_{i+3}, V_{i+4}$ ) is selected from the multiplier set (MS),

the run index  $i$  of which produces a signal/noise ratio  $SNR = 20 \log \left[ \sqrt{2 + \sqrt{3}} \right] \cdot (i + 5)$  which is higher than the predetermined signal/noise ratio  $SNR_{NOM}$  of the mixer.

- 5 16. The method as claimed in claim 15,  
in which  
the following multiplier coefficients (MC) are written  
into the memory of the mixer:

10  $MC = (V_i, V_i + 3, V_i + 4, V_i + 4, V_i + 3, V_i, -V_i, -V_i + 3,$   
 $-V_i + 4, -V_i + 4, -V_i + 3, -V_i)$

17. The method as claimed in one of the preceding  
claims,  
15 wherein  
the multiplier of the multiplier groups (MG) are  
resolved into Horner coefficients.

18. A mixer for mixing a digital input signal with a  
20 sampled sinusoidal signal, comprising:

- (a) a multiplier unit for multiplying the digital  
input signal by multiplier coefficients (MC);
- 25 (b) and a coefficient memory for storing multiplier  
coefficients (MC) which can be applied to the  
multiplier unit by means of an address generator,
- (c) and comprising  
30 a connectable coefficient generator for generating the  
multiplier coefficients (MC) by recursive calculation  
of a multiplier set (MS) from which a multiplier group  
(MG) consisting of a number of multipliers is selected  
in dependence on a predetermined signal/noise ratio  
35  $SNR_{NOM}$  of the mixer and corresponding multipliers (MC)  
are written into the coefficient memory.

19. The mixer for mixing a digital input signal with a sampled sinusoidal signal, comprising:

- 5 (a) a calculating circuit for calculating multipliers (MC) of a multiplier group (MG), which exhibits a number of dividing circuits for dividing the digital input signal applied to an input of the mixer, and a number of switchable adders/subtractors,
- 10 - the dividing factors of the dividing circuits being Horner coefficients of the resolved multipliers (MC) of the multiplier group (MG),
- the adders/subtractors being controlled in dependence on a first control bit (SUB/ADD) read out of a memory;
- 15 (b) a demultiplexer for switching through a zero value or the multiplier (MC) calculated by the calculating circuit in dependence on a second control bit (zero) read out of the memory; and comprising
- 20 (c) a sign circuit for outputting the positive or negative value switched through by the demultiplexer to an output of the mixer in dependence on a third control bit (SIGN) read out of the memory.

25

20. The mixer as claimed in claim 19, wherein the dividing circuits are shift registers.

30

21. The mixer as claimed in claim 19, wherein an address generator is provided for reading out the control bits from the memory.

35

22. The mixer as claimed in claim 21, wherein the memory is a read-only memory (ROM).

S2855

28

23. The mixer as claimed in claim 21,  
wherein  
the memory is programmable.